Implementation of Multi-Core Processor Based on PLASMA (most MIPS I) IP Core

Bojan Gruevski, Aristotel Tentov, Marija Kalendar

References:

1. M. J. Flynn, “Computer Architecture: Pipelined and Parallel Processor Design,”. Jones & Bartlett Learning, Sudbury, Massachusetts, 1995.
2. J. L. Hennessy, D. A. Patterson, “Computer Architecture - A Quantitative Approach,” 4th Edition. Morgan Kaufman Publishers, Burlington, Massachusetts, 2007.
3. A. S. Tanenbaum, “Modern Operating Systems,” 2nd edition. Prentice Hall, Upper Saddle River, New Jersey, 2002.
4. Plasma – most MIPS I (TM) opcodes: Overview [Online]. Available: http://opencores.org/project,plasma,overview, (October, 2013)
5. MIPS M51xx Warrior-M class CPU Core [Online]. Available: http://www.mips.com/, (November, 2013)
6. Xilinx [Online]. Available: http://www.xilinx.com/, (October, 2013)
7. Altera [Online]. Available: http://www.altera.com/, (October, 2013)
8. David A. Patterson, John L. Hennessy, “Computer Organization and Design - The Hardware/Software Interface”, 3rd Edition. Morgan Kaufman Publishers, Burlington, Massachusetts, 2005.
9. J. M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic “Digital Integrated Circuits - A Design Perspective”, 2nd Edition, Prentice-Hall, Upper Saddle River, New Jersey, 2002.
10. D. Silva, K. Stangherlin, L. Bolzani, F. Vargas, “A Hardware-Based Approach to Improve the Reliability of RTOS-Based Embedded Systems,” IEEE Computer Society, 2011, p. 209.
11. J. Tarrillo, L. Bolzani, and F. Vargas, “A Hardware-Scheduler for Fault Detection in RTOS-Based Embedded Systems,” Digital System Design, Architectures, Methods and Tools, 2009, pp. 341 – 347.